COMP3222/9222 2021 PRACTICE PRACTICAL EXAM PROBLEM Instructions for the Final Practical exam: How will the exam be conducted? • The Final Practical exam will be held on the afternoon of Monday 29 November. • The exam will be held at a specified time on WebCMS. • There are 4 questions in total. • The exam […]
COMP3222 9222 2021 PRACTICE PRACTICAL EXAM PROBLEM Read More »
COMP3211/COMP9211 Computer Architecture Lab1 Xilinx Vivado Before the lab starts, it is required that you install the Vivado simulation tool on your home computer. The software and the installation guide are available on the Resources page of the course website. 1. Learn simulation with Vivado; 2. Study how to build a hardware model and evaluate
Vivado Tutorial This tutorial demonstrates how to use Vivado to create, simulate, synthesis, and implement a hardware model (based on Vivado 2020.2 version). It consists of project creation, model simulation, design synthesis and implementation for a combinational logic model in VHDL. 1. Create a project To create a project, start Vivado from the Start menu
Vivado Tutorial VHDL Read More »
COMP3211/COMP9211 Computer Architecture Lab 3 Pipelined Processor The lab is the extension of your work of Lab 2. 1. Build a simple pipelined processor. 2. Learn how to model, debug and evaluate your design. Task 1: (20 marks) Based on the single-cycle processor you built in Lab 2, build a pipelined processor model that can
# COMP3211_Assignment This project is to be completed by your lab groups. Deliverables for this project contribute to the group report due on Friday, April 23 (Week ## General description Data integrity is important to the security of networked computing systems. The data processed in a processor system may be tarred by **soft errors** (for
COMP3211 Assignment Read More »
shown in Figure 1. COMP3211/COMP9211 Computer Architecture Lab 2 Single Cycle Processor 1. Study how to model a single cycle processor core using HDL 2. Build simple single cycle processor The lab is based on an existing single cycle core model (in VHDL) created by a previous research student Ms. Lih Wen Koh (a similar
COMP3211 COMP9211 Computer Architecture Read More »
FIT5037: Network Security Assignment 1 : Securing Netcat Semester S2B/T3 2023 Submission Guidelines • Deadline: Assignment report and all code files are due on Friday 4th August, 11:55 PM (GMT+8). • Submission Files: 1. AreportinPDFfileformatofmaximum6pages.Theappendices(forfullcodelistingsandanyadditional screenshots) are not included in the page count. 2. Pythoncodefile(s)foryourenhancedclient-serverprogram,writtenorrefactoredtomeetspecificsecurity requirements, as described below. 3. Anyassociatedsecurityparameterfiles,wiresharkpcapfilesandcorenetworkemulator(imn)files. 4. All python code
FIT5037: Network Security Assignment 1 : Securing Netcat Semester S2B T3 2023 Read More »
Introduction At first I thought to give you as one of the tutorial exercises a task to write a simple client server protocol that exchanges keys and prints the shared secret on the standard output. The plan was to just give you the client and server code and leave out the key generation and calculation
A client server sample code in python Read More »
COMP3161/9164 22T3 Assignment 0 Proofs 15% of overall marks for the course. A mark of x (out of 100) on this assignment will translate to .15x course marks. Thursday, 6th of October 2022, 12 noon (Sydney Time) In this assignment you will formally model a language of boolean computations using a variety of semantic techniques,
COMP3161 Assignment 0 Proofs Read More »
COMP3161/9164 22T3 Assignment 2 Type Inference for Polymorphic MinHS Version 2.1 Marks : 17.5% of the overall mark Due date: Sunday 20th November 2022, 11:59 PM Sydney time In this assignment you will implement a type inference pass for MinHS. The language used in this assignment differs from the language of the first assignment in