Assignment 2
MIPS Single-cycle Processor Assignment Outline This assignment is to test your understanding of the MIPS-Lite single-cycle processor design presented in the lectures. A sample Verilog code is available at Appendix A. You will need to add an Instruction memory to the design and initialise it with your assembly code. The procedure for process is given …