常见的体系结构课程作业包括汇编程序比如X86, MIPS, RISC-V, LC-3, LC-4, ARM等和CPU电路设计比如Logisim和Verilog.
EXAM CODES: TITLE OF PAPER: EXAM DURATION: FIT1008-FIT2085 Introduction to Computer Science 3 hours 10 mins Semester One 2019 Examination Period Faculty of Information Technology During an exam, you must not have in your possession any item/material that has not been authorised for your exam. This includes books, notes, paper, electronic device/s, mobile phone, smart […]
FIT1008 FIT2085 2019 S1 Read More »
ASST2: System calls and processes Table of Contents Due Dates and Mark Distribution Introduction User-level programs Existing Code Walkthrough Basic Assignment Building and Testing the Provided Code Configure OS/161 for Assignment 2 Building for ASST2 Command Line Arguments to OS/161 Running “asst2” The Assignment Task: File System Calls Notes on the file system system calls
COMP3231 9201 3891 9283 Operating Systems 2023 T1 Read More »
ASST0: Getting warmed up Table of Contents Due Time & Date and Mark Distribution Introduction The Assignment Environment The Development Tools Getting Started Setting up your development environment Obtaining the OS/161 source code with git Looking around the source code Building the Application Executables Building and Rebuilding the OS/161 OS Kernel Rebuilding after Code Changes
COMP3231 COMP9201 COMP3891 COMP9283 Operating Systems A0 Read More »
ASST3: Virtual Memory Table of Contents Due Dates and Mark Distribution Introduction The System/161 TLB The System/161 Virtual Address Space Map Setting Up Assignment 3 Configure OS/161 for Assignment 3 Building for ASST3 Coding Assignment Address Space Management Address Translation Testing and Debugging Your Assignment FAQ, Gotchas and Video Basic Assignment Submission Advanced Assignment Advanced
COMP3231 9201 3891 9283 Operating Systems 2023 T1 Read More »
11/05/2020 Sample Final Exam V2: Attempt review https://moodle.telt.unsw.edu.au/mod/quiz/review.php?attempt=7078995&cmid=2957991&showall=1 1/17 Dashboard My courses COMP9283-COMP3231-COMP3891-COMP9201-5203_00462 General Sample Final Exam V2 Information Question 1 Not answered Marked out of Question 2 Not answered Marked out of Question 3 Not answered Marked out of Question 4 Not answered Marked out of Started on Monday, 11
COMP3231 Final Exam V1 Read More »
11/05/2020 Sample Final Exam V2: Attempt review https://moodle.telt.unsw.edu.au/mod/quiz/review.php?attempt=7073914&cmid=2957991&showall=1 1/17 Dashboard My courses COMP9283-COMP3231-COMP3891-COMP9201-5203_00462 General Sample Final Exam V2 Information Question 1 Not answered Marked out of Question 2 Not answered Marked out of Question 3 Not answered Marked out of Question 4 Not answered Marked out of Started on Monday, 11
COMP3231 Final Exam V2 Read More »
11/05/2020 Sample Final Exam V2: Attempt review https://moodle.telt.unsw.edu.au/mod/quiz/review.php?attempt=7079496&cmid=2957991&showall=1 1/17 Dashboard My courses COMP9283-COMP3231-COMP3891-COMP9201-5203_00462 General Sample Final Exam V2 Information Question 1 Not answered Marked out of Question 2 Not answered Marked out of Question 3 Not answered Marked out of Question 4 Not answered Marked out of Started on Monday, 11
COMP9201 Final Exam V3 Read More »
COMP3222/9222 Digital Circuits & Systems 21T3 L01 – Introduction Course website: www.cse.unsw.edu.au/~cs3222 Oliver Diessel O: K17-501B E: P: 9385 7384 What you will learn in this class • Introduction to the design of digital logic circuits – Boolean algebra, logic minimization, combinational logic components, sequential circuits, simple systems • Principles of creating digital circuit designs
COMP3222 9222 Digital Circuits & Systems Read More »
COMP3211/COMP9211 Computer Architecture Lab1 Xilinx Vivado Before the lab starts, it is required that you install the Vivado simulation tool on your home computer. The software and the installation guide are available on the Resources page of the course website. 1. Learn simulation with Vivado; 2. Study how to build a hardware model and evaluate
COMP3211/COMP9211 Computer Architecture Lab 3 Pipelined Processor The lab is the extension of your work of Lab 2. 1. Build a simple pipelined processor. 2. Learn how to model, debug and evaluate your design. Task 1: (20 marks) Based on the single-cycle processor you built in Lab 2, build a pipelined processor model that can